Application No. 09/836,777 Filed: April 17, 2001 TC Art Unit: 2664

Confirmation No.: 6860

AMENDMENTS TO THE CLAIMS

 (currently amended) A SONET multiplexed communications system, comprising:

at least one SONET input signal path configured to receive at least one input signal, the SONET input signal path including a pointer interpreter configured to interpret at least one input signal pointer;

at least one SONET output signal path configured to transmit at least one output signal corresponding to the input signal, the SONET output signal path including a pointer generator configured to generate at least one output signal pointer; and

a time slot interchange circuit operatively coupled between the pointer interpreter and the pointer generator included in the SONET input and output signal paths, respectively, and the time slot interchange circuit being configured to provide time division multiplexed connections for the input and output signals,

wherein the SONET input signal path includes a pointer interpreter configured to interpret at least one input signal pointer serially coupled to further includes a synchronization buffer serially coupled to the pointer interpreter, the synchronization buffer being configured to transfer the input signal from a respective clock rate of the SONET input signal path

Filed: April 17, 2001

TC Art Unit: 2664

Confirmation No.: 6860

to a respective clock rate of the time slot interchange circuit,

and

wherein the SONET output signal path includes a pointer.

qenerator configured to generate at least one output signal

pointer serially coupled to further includes a first-in first-out

buffer serially coupled to the pointer generator, the first-in

first-out buffer being configured to transfer the output signal

from the respective clock rate of the time slot interchange

circuit to a respective clock rate of the SONET output signal

path.

The system of claim 1 wherein the pointer 2. (original)

interpreter precedes the synchronization buffer in the SONET input

signal path.

(original) The system of claim 1 wherein the synchronization 3.

buffer precedes the pointer interpreter in the SONET input signal

path.

(original) The system of claim 1 wherein the input signal is

an STS-M (M > 1) signal, and the SONET input signal path further

includes an alignment buffer operatively coupled between the

-3-

Filed: April 17, 2001

TC Art Unit: 2664

Confirmation No.: 6860

synchronization buffer and the time slot interchange circuit and

configured to perform column alignment on the STS-M signal.

(previously presented) A SONET multiplexed communications 5.

system, comprising:

at least one SONET input signal path configured to receive at

least one input signal;

at least one SONET output signal path configured to transmit

at least one output signal corresponding to the input signal; and

a time slot interchange circuit operatively coupled between

the SONET input and output signal paths and configured to provide

time division multiplexed connections for the input and output

signals,

wherein the SONET input signal path includes a pointer

interpreter configured to interpret at least one input signal

pointer serially coupled to a synchronization buffer configured to

transfer the input signal from a respective clock rate of the

SONET input signal path to a respective clock rate of the time

slot interchange circuit, and

wherein the SONET output signal path includes a pointer

generator configured to generate at least one output signal

pointer serially coupled to a first-in first-out buffer configured

-4-

Application No. 09/836,777 Filed: April 17, 2001 TC Art Unit: 2664

Confirmation No.: 6860

to transfer the output signal from the respective clock rate of the time slot interchange circuit to a respective clock rate of the SONET output signal path,

wherein the input signal is an STS-M (M > 1) signal, and the SONET input signal path further includes an alignment buffer operatively coupled between the synchronization buffer and the time slot interchange circuit and configured to perform column alignment on the STS-M signal, and

wherein the alignment buffer includes a multitap delay element and a controller circuit, the multitap delay element having an input and a plurality of outputs and being configured to receive the STS-M signal at the input and provide increasingly delayed versions of the STS-M signal at successive ones of the outputs, the controller circuit being configured to select a delayed version of the STS-M signal from one of the outputs for application to the time slot interchange circuit.

6. (original) The system of claim 1 wherein the at least one SONET input signal path comprises a plurality of SONET input signal paths and the at least one SONET output signal path comprises a plurality of SONET output signal paths, the number of

Application No. 09/836,777 Filed: April 17, 2001

TC Art Unit: 2664 Confirmation No.: 6860

SONET input signal paths being greater than the number of SONET output signal paths.

7. (currently amended) A SONET multiplexed communications system, comprising:

at least one SONET input signal path configured to receive at least one input signal, the SONET input signal path including a synchronization buffer;

at least one SONET output signal path configured to transmit at least one output signal corresponding to the input signal, the SONET output signal path including a pointer interpreter configured to interpret at least one input signal pointer, a pointer generator configured to generate at least one output signal pointer, and a first-in first-out buffer serially coupled between the pointer interpreter and the pointer generator; and

at least one time slot interchange circuit operatively coupled between the <u>synchronization</u> buffer and the pointer interpreter included in the SONET input and output signal paths, respectively, and the time slot interchange circuit being configured to provide time division multiplexed connections for the input and output signals,

Application No. 09/836,777 Filed: April 17, 2001

TC Art Unit: 2664

Confirmation No.: 6860

wherein the <u>SONET input signal path includes a</u> synchronization buffer included in the <u>SONET input signal path is</u> configured to transfer the input signal from a respective clock rate of the <u>SONET input signal path</u> to a respective clock rate of the time slot interchange circuit, and

wherein the SONET output signal path includes a pointer interpreter configured to interpret at least one input signal pointer, a pointer generator configured to generate at least one output signal pointer, and a first in first out buffer included in the SONET output signal path is socially coupled between the pointer interpreter and the pointer generator and configured to transfer the output signal from the respective clock rate of the time slot interchange circuit to a respective clock rate of the SONET output signal path.

8. (original) The system of claim 7 wherein the input signal is an STS-M (M > 1) signal, and the SONET input signal path further includes an alignment buffer operatively coupled between the synchronization buffer and the time slot interchange circuit and configured to perform column alignment on the STS-M signal.

Filed: April 17, 2001

TC Art Unit: 2664 Confirmation No.: 6860

(previously presented) A SONET multiplexed communications 9.

system, comprising:

at least one SONET input signal path configured to receive at

least one input signal;

at least one SONET output signal path configured to transmit

at least one output signal corresponding to the input signal; and

at least one time slot interchange circuit operatively

coupled between the SONET input and output signal paths and

configured to provide time division multiplexed connections for

the input and output signals,

includes signal wherein the SONET input path а

synchronization buffer configured to transfer the input signal

from a respective clock rate of the SONET input signal path to a

respective clock rate of the time slot interchange circuit, and

wherein the SONET output signal path includes a pointer

interpreter configured to interpret at least one input signal

pointer, a pointer generator configured to generate at least one

output signal pointer, and a first-in first-out buffer serially

coupled between the pointer interpreter and the pointer generator

and configured to transfer the output signal from the respective

clock rate of the time slot interchange circuit to a respective

clock rate of the SONET output signal path,

-8-

Filed: April 17, 2001

TC Art Unit: 2664

Confirmation No.: 6860

wherein the input signal is an STS-M (M > 1) signal, and the

SONET input signal path further includes an alignment buffer

operatively coupled between the synchronization buffer and the

time slot interchange circuit and configured to perform column

alignment on the STS-M signal, and

wherein the alignment buffer includes a multitap delay

element and a controller circuit, the multitap delay element

having an input and a plurality of outputs and being configured to

receive the STS-M signal at the input and provide increasingly

delayed versions of the STS-M signal at successive ones of the

outputs, the controller circuit being configured to select a

delayed version of the STS-M signal from one of the outputs for

application to the time slot interchange circuit.

(original) The system of claim 7 wherein the at least one 10.

SONET input signal path comprises a plurality of SONET input

signal paths and the at least one SONET output signal path

comprises a plurality of SONET output signal paths, the number of

SONET input signal paths being greater than the number of SONET

output signal paths.

-9-

Application No. 09/836,777 Filed: April 17, 2001

TC Art Unit: 2664 Confirmation No.: 6860

11. (currently amended) A method of operating a SONET multiplexed communications system, comprising the steps of:

providing at least one SONET input signal path including a pointer interpreter and a synchronization buffer serially coupled to the pointer interpreter:

providing at least one SONET output signal path including a pointer generator and a first-in first-out buffer serially coupled to the pointer generator;

providing a time slot interchange circuit operatively coupled between the pointer interpreter and the pointer generator included in the SONET input and output signal paths, respectively:

receiving at least one input signal by at least one the SONET input signal path;

interpreting at least one input signal pointer by a the pointer interpreter included in the SONET input signal path;

transferring the input signal from a respective clock rate of the SONET input signal path to a respective clock rate of a time slot interchange circuit by a the synchronization buffer included in the SONET input signal path;

providing time division multiplexed connections for the input signal and at least one corresponding output signal by the time slot interchange circuit;

Application No. 09/836,777 Filed: April 17, 2001

TC Art Unit: 2664 Confirmation No.: 6860

generating at least one output signal pointer by a the pointer generator included in at least one the SONET output signal path;

transferring the corresponding output signal from the respective clock rate of the time slot interchange circuit to a respective clock rate of the SONET output signal path by a the first-in first-out buffer included in the SONET output signal path; and

transmitting the corresponding output signal by the SONET output signal path.

12. (original) The method of claim 11 further including the step of performing column alignment on the input signal by an alignment buffer included in the SONET input signal path.